arXiv:2507.16226cs.AIcs.CR2025-07被引 2

轻量LLM在可信环境高效运行,助力芯片设计安全加速

Distilled Large Language Model in Confidential Computing Environment for System-on-Chip Design

  • 用模型压缩与量化技术降低LLM资源消耗,适配可信执行环境
  • 4比特量化模型比FP16快3倍,1.5B参数模型在TDX中性能超纯CPU
  • 适合半导体CAD领域对安全与效率并重的轻量级AI部署

大型语言模型(LLMs)在电路设计任务中应用日益广泛,其训练模型与数据均为敏感知识产权,需严加保护。可信计算通过可信执行环境(TEEs)提供有效保护,但现有实现难以高效支持资源密集型的LLMs。本文首次评估了在启用了Intel TDX的可信计算环境中运行LLM的性能,对比了基于TEE、纯CPU及CPU-GPU混合三种环境下的每秒生成词元数(tokens per second)。结果表明,参数更少的蒸馏模型(如DeepSeek)因体积小而表现更优;在4比特(Q4)和8比特(Q8)量化模型中,性能最高可达FP16的3倍。对于参数量较少的模型(如DeepSeek-r1-1.5B),TDX环境下的计算性能优于纯CPU版本。进一步通过面向SoC设计任务的测试平台验证,证明轻量级LLM可在资源受限系统上安全高效部署,适用于半导体CAD场景。

原文摘要 · Abstract (English)

Large Language Models (LLMs) are increasingly used in circuit design tasks and have typically undergone multiple rounds of training. Both the trained models and their associated training data are considered confidential intellectual property (IP) and must be protected from exposure. Confidential Computing offers a promising solution to protect data and models through Trusted Execution Environments (TEEs). However, existing TEE implementations are not designed to support the resource-intensive nature of LLMs efficiently. In this work, we first present a comprehensive evaluation of the LLMs within a TEE-enabled confidential computing environment, specifically utilizing Intel Trust Domain Extensions (TDX). We constructed experiments on three environments: TEE-based, CPU-only, and CPU-GPU hybrid implementations, and evaluated their performance in terms of tokens per second. Our first observation is that distilled models, i.e., DeepSeek, surpass other models in performance due to their smaller parameters, making them suitable for resource-constrained devices. Also, in the quantized models such as 4-bit quantization (Q4) and 8-bit quantization (Q8), we observed a performance gain of up to 3x compared to FP16 models. Our findings indicate that for fewer parameter sets, such as DeepSeek-r1-1.5B, the TDX implementation outperforms the CPU version in executing computations within a secure environment. We further validate the results using a testbench designed for SoC design tasks. These validations demonstrate the potential of efficiently deploying lightweight LLMs on resource-constrained systems for semiconductor CAD applications.

可信计算轻量级LLM芯片设计模型量化

Thank you to arXiv for use of its open access interoperability. PaperDance 不是 arXiv 官方产品;中文卡片由大模型生成,请以原文为准。